View ML9042-XX_8076886.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

lapis semiconducto r fedl9042-01 issue date: nov. 19, 2003 ML9042-XX dot matrix lcd co ntroller driver 1/58 general description the ml9042 used in combination with an 8-bit or 4-bit microcontroller controls the operation of a character type dot matrix lcd. features ? easy interfacing with an 8-bit or 4-bit microcontroller ? switchable between serial and parallel interfaces ? dot-matrix lcd controller driver for a 5 ? 8 dot font ? built-in circuit allowing automatic resetting at power-on ? built-in 17 common signal drivers and 100 segment signal drivers ? two built-in character generator roms each capable of generating 240 characters (5 ? 8 dots) ? the character generator rom can be selected by bank switching (rom1s) pin. ? creation of character patterns by programming: up to 8 character patterns (5 ? 8 dots) ? built-in rc oscillation circuit using external or internal resistors ? program-selectable duties when abe bit is ?l?: 1/8 duty (1 line: 5 ? 8 dots), or 1/16 duty (2 lines: 5 ? 8 dots) when abe bit is ?h?: 1/9 duty (1 line: 5 ? 8 dots + arbitrator), or 1/17 duty (2 lines: 5 ? 8 dots + arbitrator) ? cursor display ? built-in bias dividing resistors to drive the lcd ? bi-directional transfer of segment outputs ? bi-directional transfer of common outputs ? 100-dot arbitrator display ? line display shifting ? built-in voltage multiplier circuit ? gold bump chip ML9042-XX cvwa/dvwa *xx indicates a character generator rom code number. *01, 11 and 21 indicate general character generator rom code numbers. cvwa indicates a bump chip with high hardness, and dvwa indicates a bump chip with low hardness.
fedl9042-01 lapis semiconductor ML9042-XX 2/58 block diagram v dd gnd osc 1 osc r 3 osc 2 rs 1 rs 0 /csb rw/si e/shtb sp db 0 (so) to db 3 4 db 4 to db 7 4 t 1 t 2 t 3 v 4 v 3b v 2 v 3a v 1 v 0 v out timing generator 8 i/o buffer 8 instruction decoder (id) parallel- serial converter 7 8 8 8 data register (dr) 5 com 1 seg 1 com 17 test circuit lcd bias voltage dividing circuit 8 busy flag (bf) expansion instruction register (er) voltage multiplier circuit address counter (adc) expansion instruction register (ed) character generator ram (cg ram) 8 8 display data ram (dd ram) arbitrator ram (ab ram) cursor blink controller 5 5 17-bit bi-directional shift register common signal driver 100-bit bi-directional shift register 100-bit latch segment signal driver seg 100 be v cc v c v in character generator rom (cg rom) instruction register (ir) osc r 5 rom1s
fedl9042-01 lapis semiconductor ML9042-XX 3/58 i/o circuits v dd p n a pplied to pins t 1 , t 2 , and t 3 v dd p n v dd applied to pins rw/si, rs 1 , and rs 0 /csb applied to pins e/shtb, sp, rom1s, and be v dd p v dd p n v dd p n a pplied to pins db 0 (so) to db 7 output enable signal
fedl9042-01 lapis semiconductor ML9042-XX 4/58 pin descriptions symbol description rw/si the input pin with a pull-up resistor to select read (?h?) or write (?l?) in the parallel i/f mode. the pin to input data in the serial l/f mode. each instruction code and each data are read in by the rising edge of the e/shtb signal. rs 0 /csb, rs 1 the input pins with a pull-up resistor to select a register in the parallel l/f mode. the rso/csb pin is configured as a chip ena ble input in the serial i/f mode. setting the rso/csb pin to ?l? allows the i/f to be provided. e/shtb the input pin for data input/output between the cpu and the ml9042 and for activating instructions in the parallel l/f mode. this pin is configured as a shift clock input in the serial i/f mode. the data input to the pw/si pin is synchronized to the rising edge of the clock, and the data output from the db0(so) pin is synchronized to the falling edge of the shift clock. db 0 (so) to db 3 the input/output pins to transfer data of lower-order 4 bits between the cpu and the ml9042 in the parallel l/f mode. the pins are not used for the 4-bit interface. only the db0(so) pin is configured as a data output in the serial i/f mode. busy flag & address and data are output synchronized to the falling edge of the e/shtb signal. these pins remain pulled up when data is not output. each pin is equipped with a pull-up resistor, so this pin should be open when not used. db 4 to db 7 the input/output pins to transfer data of upper 4 bits between the cpu and the ml9042 in the parallel l/f mode. the pins are not used for the serial interface. each pin is equipped with a pull-up resistor, so this pin should be open in the serial i/f mode when not used. osc 1 osc 2 osc r3 osc r5 the clock oscillation pins required for lcd drive signals and the operation of the ml9042 by instructions sent from the cpu. to input external clock, the osc 1 pin should be used. the osc r3 , osc r5, and osc 2 pins should be open. to start oscillation with an external resist or, the resistor should be connected between the osc 1 and osc 2 pins. the osc r3 and osc r5 pins should be open. to start oscillation at 5 v using an internal resistor, the osc 2 and osc r5 pins should be short-circuited outside the ml9042. the osc 1 and osc r3 pins should be open. to start oscillation at 3 v using an internal resistor, the osc 2 and osc r3 pins should be short-circuited outside the ml9042. the osc 1 and osc r5 pins should be open. (the osc 2 , osc r3, and osc r5 pins can also be short-circuited outside the ml9042, and the osc 1 pin can be open.) com 1 to com 17 the lcd common signal output pins. for 1/8 duty, non-selectable voltage waveforms are output via com 9 to com 17 . for 1/9 duty, non-selectable voltage waveforms are output via com 10 to com 17 . for 1/16 duty, a non-selectable voltage waveform is output via com 17. seg 1 to seg 100 the lcd segment signal output pins. rs 1 rs 0 /csb name of register h h data register h l instruction register l l expansion instruction register
fedl9042-01 lapis semiconductor ML9042-XX 5/58 symbol description rom1s the input pin to switch the rom bank. ?h? selects rom1 and ?l? selects rom0. switching after power-on is prohibited. v 1 , v 2 , v 3a , v 3b , v 4 the pins to output bias voltages to the lcd. for 1/4 bias : the v 2 and v 3b pins are shorted. for 1/5 bias : the v 3a and v 3b pins are shorted. be the input pin to enable or disable the voltage multiplier circuit. "l" disables the voltage multiplier circuit. "h" enables the voltage multiplier circuit. the voltage multiplier circuit doubles the input voltage between the v in pin and the gnd pin, and the multiplied voltage referenced to the gnd is output to the v out pin. the voltage multiplier circuit can be used only when generating a level higher than the v dd . test in the input pin for test circuits. normally connect this pin to v dd . test out the output pin for the test circuits. normally leave this pin open. v in the pin to input voltage to the voltage multiplier. v 0 , v out the pins to supply the lcd drive voltage. the same potential as the v dd potential is supplied to the v out and v 0 pins when the voltage multiplier is not used (be = ?0? or be = ?1?, and the capacitor is not connected to the v c and v cc pins) when the voltage multiplier is used (be = ?1?), the multiplied voltage is output to the v out pin, so that the v out pin and v 0 pin should be connected. capacitors for the voltage multiplier should be connected between the gnd and the v out pin. v c the pin to connect the negative pin of the capacitor for the voltage multiplier. leave the pin open when the voltage multiplier circuit is not used. v cc the pin to connect the positive pin of the capacitor used for the voltage multiplier. leave the pin open when the voltage multiplier circuit is not used. t 1 , t 2 , t 3 the input pins for test circuits (normally open). each of these pins is equipped with a pull-down resistor, so this pin should be left open. v dd the power supply pin. gnd the ground level input pin. sp the input pin to select the serial or parallel interface. ?l? selects the parallel interface. ?h? selects the serial interface. dummyv dd the output pin to fix the adjacent input pin to the v dd level. use this pin only for this purpose. dummygnd the output pin to fix the adjacent input pin to the gnd level. use this pin only for this purpose. dummy nc (no connection) pin.
fedl9042-01 lapis semiconductor ML9042-XX 6/58 absolute maximum ratings (gnd = 0 v) parameter symbol condition rating unit applicable pins supply voltage v dd ta = 25 ? c ?0.3 to +6.5 v v dd lcd driving voltage v 0, v 1 , v 2 , v 3 , v 4 , ta = 25 ? c ?0.3 to +6.5 v v out , v 0 , v 1 , v 2 , v 3a , v 3b, v 4 , gnd input voltage v i ta = 25 ? c ?0.3 to v dd +0.3 v rw/si, e/shtb, sp, rs 0 /csb, rs 1 , be, rom1s, t 1 to t 3 , db 0 (so) to db 7 , v in storage temperature t stg ? ?55 to +150 ?c ? recommended operating conditions (gnd = 0 v) parameter symbol condition range unit applicable pins supply voltage v dd ? 2.7 to 5.5 v v dd lcd driving voltage v 0 (see note) ? 2.7 to 5.5 v v out, v 0 voltage multipler input voltage v mul be = ?1? 1.8 to 2.75 v v in operating temperature t op ? ?40 to +85 ?c ? note: this voltage should be applied across v 0 and gnd. the following voltages are output to the v 1 , v 2 , v 3a (v 3b ) and v 4 pins: ? 1/4 bias (v 2 and v 3b are short-circuited) v 1 =3 v 0 /4 ? 0.15 v v 2 = v 3b = v 0 /2 ? 0.15 v v 4 = v 0 /4 ? 0.15 v ? 1/5 bias (v 3a and v 3b are short-circuited) v 1 = 4 v 0 /5 ? 0.15 v v 2 = 3 v 0 /5 ? 0.15 v v 3a = v 3b = 2 v 0 /5 ? 0.15 v v 4 = v 0 /5 ? 0.15 v the voltages at the v 0 , v 1 , v 2 , v 3a (v 3b ), v 4 and gnd pins should satisfy v 0 > v 1 > v 2 > v 3a (v 3b ) > v 4 > gnd (higher ? ? lower) * if the chip is attached on a substrate using cog technology, the chip tends to be susceptible to electrical characteristics of the chip due to trace resistance on the glass substrate. it is recommended to use the chip by confirming that it operates on the glass substrate properly. trace resistance, especially, v dd and v ss trace resistance, between the chip on the lcd panel and the flexible cable should be designed as low as possible. trace resistance that cannot be very well decreased, larger size of the lcd panel, or greater trace capacitance between the microcontroller and the ml9042 device can cause device malfunction. in order to avoid the device malfunction, power noise should be reduced by serial interfacing of the microcontroller and the ml9042 device. * do not apply short-circuiting across output pins and across an output pin and an input/output pin or the power supply pin in the output mode.
fedl9042-01 lapis semiconductor ML9042-XX 7/58 electrical characteristics dc characteristics (gnd = 0 v, v dd = 2.7 to 5.5 v, ta = ?40 to +85 ?c) parameter symbol condition min. typ. max. unit applicable pin ?h? input voltage v ih 0.8v dd ? v dd ?l? input voltage v il ? 0 ? 0.2v dd v rw/si, rs 0 /csb, rs 1 , e/shtb, db 0 (so) to db 7 , sp, osc 1 , be, rom1s ?h? output voltage 1 v oh1 i oh = ?0.1 ma 0.9v dd ? ? ?l? output voltage 1 v ol1 i ol = +0.1 ma ? ? 0.1v dd v db 0 (so) to db 7 ?h? output voltage 2 v oh2 i oh = ?13 ? a 0.9v dd ? ? ?l? output voltage 2 v ol2 i ol = +13 ? a ? ? 0.1v dd v osc 2 v ch l och = ?4 ? a v 0 ?0.3 v 0 ? 0.012 v 0 v cmh l ocmh = ? 4 ? av 1 ?0.3 v 1 ? 0.012 v 1 +0.3 v cml l ocml = ? 4 ? av 4 ?0.3 v 4 ? 0.012 v 4 +0.3 com voltage drop v cl l ocl = +4 ? a v 0 ?gnd = 5 v note 1 gnd gnd+ 0.012 gnd+0.3 v com 1 to com 17 v sh l osh = ?4 ? a v 0 ?0.3 v 0 ? 0.012 v 0 v smh l osmh = ? 4 ? av 2 ?0.3 v 2 ? 0.012 v 2 +0.3 v sml l osml = ? 4 ? av 3 ?0.3 v 3 ? 0.012 v 3 +0.3 seg voltage drop v sl l osl = +4 ? a v 0 ?gnd = 5 v note 1 gnd gnd+ 0.012 gnd+0.3 v seg 1 to seg 100 input leakage current | iil | v dd = 5 v, v i = 5 v or 0 v ? ? 1.0 ? a e/shtb, be, sp, v in v dd = 5 v, v i = gnd 10 25 61 input current 1 | ii1 | v dd = 5 v, v i = v dd , excluding current flowing through the pull-up resistor and the output driving mos ? ? 2.0 ? a rw/si, rs 0 /csb, rs 1 , db 0 (so) to db 7 v dd = 5 v, v i = v dd 15 45 105 input current 2 | ii2 | v dd = 5 v, v i = gnd excluding current flowing through the pull-down resistor ? ? 2.0 ? a t 1 , t 2 , t 3 supply current l dd v dd = 5 v note 2 ? ? 1.2 ma v dd ?gnd oscillation frequency of external resistor rf f osc1 rf = 85 k ?? 2% note 3 175 270 400 khz osc 1 , osc 2
fedl9042-01 lapis semiconductor ML9042-XX 8/58 v dd = 4.0 to 5.5 v ta = -20 to 75 ?c osc 1 and osc r3 : open osc 2 and osc r5 : short-circuited note 4 200 270 351 khz osc 1 , osc 2 , osc r5 oscillation frequency of internal resistor rf f osc2 v dd = 2.7 to 3.6 v ta = -20 to 75 ?c osc 1 and osc r5 : open osc 2 and osc r3 : short-circuited note 4 200 280 364 khz osc 1 , osc 2 , osc r3 clock input frequency f in osc 2 , osc r : open input from osc 1 175 ? 400 khz input clock duty f duty note 5 45 50 55 % input clock rise time f rf note 6 ? ? 0.2 ? s external clock input clock fall time f ff note 6 ? ? 0.2 ? s osc 1 -0x code 1.4 2.0 2.6 k ? v 0 , v 1 , v 2 , v 3a , v 3b , v 4 , gnd -1x code 2.8 4.0 5.2 k ? v 0 , v 1 , v 2 , v 3a , v 3b , v 4 , gnd lcd bias resistor r lb -2x code 7.0 10.0 13.0 k ? v 0 , v 1 , v 2 , v 3a , v 3b , v 4 , gnd
fedl9042-01 lapis semiconductor ML9042-XX 9/58 (gnd = 0 v, v dd = 2.7 to 5.5 v, ta = ?40 to +85 ?c) parameter symbol condition min. typ. max. unit applicable pins voltage multiplier input voltage v mul note 7 1.8 ? 2.75 v v in 1/5 bias 4.3 ? (v dd ?v in ) ? 2 voltage multiplier output voltage v out v dd = 2.7 v, v in = 2.25 v f = 175 khz a capacitor for the voltage multiplier = 1 to 4.7 ? f v out load current = 54 ? a be = ?h? applied to lcd bias resistance of 10 k ? (typ) only 1/4 bias 4.3 ? (v dd ?v in ) ? 2 v v out v lcd1 1/5 bias 2.7 ? 5.5 bias voltage for driving lcd v lcd2 v 0 ?gnd note 8 1/4 bias 2.7 ? 5.5 v v 0 note 1: applied to the voltage drop occurring between any of the v 0 , v 1 , v 4 and gnd pins and any of the common pins (com 1 to com 17 ) when the current of 4 ? a flows in or flows out at one common pin. also applied to the voltage drop occurring between any of the v 0 , v 2 , v 3a (v 3b ) and gnd pins and any of the segment pins (seg 1 to seg 100 ) when the current of 4 ? a flows in or flows out at one segment pin. the current of 4 ? a flows out when the output level is v dd or flows in when the output level is v 5 . note 2: applied to the current flowing into the v dd pin when the external clock (f osc2 = f in = 270 khz) is fed to the internal r f oscillation or osc 1 under the following conditions: v dd = v 0 = 5 v gnd = 0 v, v 1 , v 2 , v 3a (v 3b ) and v 4 : open e/shtb and be: ?l? (fixed) other input pins: ?l? or ?h? (fixed) other output pins: no load
fedl9042-01 lapis semiconductor ML9042-XX 10/58 note 3: note 4: the wire between osc r3 and osc 2, or between osc r5 and osc 2 should be as short as possible. keep open between osc 1 and osc r3, or between osc 1 and osc r5. the wire between osc 1 and r f and the wire between osc 2 and r f should be as short as possible. keep osc r3 and osc r5 open. osc 1 osc r3 osc 2 osc 1 osc r5 osc 2 osc r3 osc r5 osc 1 osc r5 osc 2 r f = 85 k ?? 2% osc r3 note 5: t hw t lw v dd 2 f in waveform v dd 2 v dd 2 a pplied to the pulses entering from the osc 1 pin f duty = t hw / (t hw + t lw ) 100 (%) note 6: 0.8v dd a pplied to the pulses entering from the osc 1 pin 0.8v dd 0.2v dd 0.2v dd t rf t ff note 7: the maximum value of the voltage multiplier input voltage should be set at 2.75 v, and the minimum value of the voltage multiplier input voltage should be set by monitoring the voltage of v 0 in actual use so that the voltage multiplier output voltage meets the specification for the bias voltage for driving lcd after contrast adjustment. note 8: for 1/4 bias, v 2 and v 3b pins are short-circuited. v 3a pin is open. for 1/5 bias, v 3a and v 3b pins are short-circuited. v 2 pin is open.
fedl9042-01 lapis semiconductor ML9042-XX 11/58 i/o characteristics ? parallel interface mode the timing for the input from the cpu and the timing for the output to the cpu are as shown below: 1) write mode (timing for input from the cpu) (v dd = 2.7 to 4.5 v, ta = ?40 to +85 ?c) parameter symbol min. typ. max. unit rw/si, rs 0 /csb, rs 1 setup time t b 40 ? ? ns e/shtb pulse width t w 450 ? ? ns rw/si, rs 0 /csb, rs 1 hold time t a 10 ? ? ns e/shtb rise time t r ? ? 125 ns e/shtb fall time t f ? ? 125 ns e/shtb pulse width t l 430 ? ? ns e/shtb cycle time t c 1000 ? ? ns db 0 (so) to db 7 input data setup time t i 195 ? ? ns db 0 (so) to db 7 input data hold time t h 10 ? ? ns (v dd = 4.5 to 5.5 v, ta = ?40 to +85 ?c) parameter symbol min. typ. max. unit rw/si, rs 0 /csb, rs 1 setup time t b 40 ? ? ns e/shtb pulse width t w 220 ? ? ns rw/si, rs 0 /csb, rs 1 hold time t a 10 ? ? ns e/shtb rise time t r ? ? 125 ns e/shtb fall time t f ? ? 125 ns e/shtb pulse width t l 220 ? ? ns e/shtb cycle time t c 500 ? ? ns db 0 (so) to db 7 input data setup time t i 60 ? ? ns db 0 (so) to db 7 input data hold time t h 10 ? ? ns rs 1 , rs 0 /csb v ih v il v ih v il v il v il v il v il v il v ih v ih v ih v il v ih v il rw/si e/shtb db 0 (so) to db 7 t l t b t w t r t f t a t h t i input data t c
fedl9042-01 lapis semiconductor ML9042-XX 12/58 2) read mode (timing for output to the cpu) (v dd = 2.7 to 4.5 v, ta = ?40 to +85 ?c) parameter symbol min. typ. max. unit rw/si, rs 1 , rs 0 /csb setup time t b 40 ? ? ns e/shtb pulse width t w 450 ? ? ns rw/si, rs 1 , rs 0 /csb hold time t a 10 ? ? ns e/shtb rise time t r ? ? 125 ns e/shtb fall time t f ? ? 125 ns e/shtb pulse width t l 430 ? ? ns e/shtb cycle time t c 1000 ? ? ns db 0 (so) to db 7 output data delay time t d ? ? 350 ns db 0 (so) to db 7 output data hold time t o 20 ? ? ns note: a load capacitance of each of db 0 (so) to db 7 must be 50 pf or less. (v dd = 4.5 to 5.5 v, ta = ?40 to +85 ?c) parameter symbol min. typ. max. unit rw/si, rs 1 , rs 0 /csb setup time t b 40 ? ? ns e/shtb pulse width t w 220 ? ? ns rw/si, rs 1 , rs 0 /csb hold time t a 10 ? ? ns e/shtb rise time t r ? ? 125 ns e/shtb fall time t f ? ? 125 ns e/shtb pulse width t l 220 ? ? ns e/shtb cycle time t c 500 ? ? ns db 0 (so) to db 7 output data delay time t d ? ? 250 ns db 0 (so) to db 7 output data hold time t o 20 ? ? ns note: a load capacitance of each of db 0 (so) to db 7 must be 50 pf or less. rs 1 , rs 0 /csb v ih v il v ih v il v ih v ih v il v il v il v ih v ih 0.8v dd 0.2v dd 0.8v dd 0.2v dd rw/si e/shtb db 0 (so) to db 7 t l t b t w t r t f t a t o t d output data t c
fedl9042-01 lapis semiconductor ML9042-XX 13/58 ? serial interface mode (v dd = 2.7 to 5.5 v, ta = ?40 to +85 ?c) parameter symbol min. typ. max. unit e/shtb cycle time t scy 500 ? ? ns rs 0 /csb setup time t csu 100 ? ? ns rs 0 /csb hold time t ch 100 ? ? ns rs 0 /csb ?h? pulse width t cswh 200 ? ? ns e/shtb setup time t ssu 60 ? ? ns e/shtb hold time t sh 200 ? ? ns e/shtb ?h? pulse width t swh 200 ? ? ns e/shtb ?l? pulse width t swl 200 ? ? ns e/shtb rise time t sr ? ? 125 ns e/shtb fall time t sf ? ? 125 ns rw/sl setup time t disu 100 ? ? ns rw/sl hold time t dih 100 ? ? ns db 0 (so) output data delay time t dod ? ? 160 ns db 0 (so) output data hold time t cdh 0 ? ? ns v ih v il v ih v il rw/si v il t scy t dod t dod v ol v oh v oh t cdh rs 0 /csb db 0 (so) e/shtb t csu t ssu t swl t sr t swh t sf t sh t ch v ih v il v ih v ih v ih v il t disu t dih v ih t cswh v ih v il v ih v ih
fedl9042-01 lapis semiconductor ML9042-XX 14/58 functional description instruction register (ir), data register (dr) , and expansion instruction register (er) these registers are selected by setting the le vel of the register selection input pins rs 0 /csb and rs 1 . the dr is selected when both rs 0 /csb and rs 1 are ?h?. the ir is selected when rs 0 /csb is ?l? and rs 1 is ?h?. the er is selected when both rs 0 /csb and rs 1 are ?l?. (when rs 0 /csb is ?h? and rs 1 is ?l?, the ml9042 is not selected.) the ir stores an instruction code and sets the address code of the display data ram (ddram) or the character generator ram (cgram). the microcontroller (cpu) can write but cannot read the instruction code. the er sets the display positions of the arbitrator and the address code of the arbitrator ram (abram). the cpu can write but cannot read the display positions of the arbitrator. the dr stores data to be written in the ddram, abram and cgram and also stores data read from the ddram, abram and cgram. the data written in the dr by the cpu is automatically written in the ddram, abram or cgram. when an address code is written in the ir or er, the data of the specified address is automatically transferred from the ddram, abram or cgram to the dr. the data of the ddram, abram and cgram can be checked by allowing the cpu to read the data stored in the dr. after the cpu writes data in the dr, the data of the next address in the ddram, abram or cgram is selected to be ready for the next writing by the cpu. similarly, after the cpu reads the data in the dr, the data of the next address in the ddram, abram or cgram is set in the dr to be ready for the next reading by the cpu. writing in or reading from these 3 registers is cont rolled by changing the status of the rw/si pin. table 1 rw/si pin status and register operation rw/si rs 0 /csb rs 1 operation l l h writing in the ir h l h reading the busy flag (bf) and the address counter (adc) l h h writing in the dr h h h reading from the dr l l l writing in the er h l l disabled (not in a busy state, not performing the reads. note that the data bus goes into a high impedance state.) l h l disabled (not in a busy state, not performing the writes) h h l disabled (not in a busy state, not performing the reads. note that the data bus goes into a high impedance state.) busy flag (bf) t he status ?1? of the busy flag (bf) indicates that the ml9042 is carrying out internal operation. when the bf is ?1?, any new instruction is ignored. when rw/si = ?h?, rs 0 /csb = ?l? and rs 1 = ?h?, the data in the bf is output to the db 7 . new instructions should be input when the bf is ?0?. when the bf is ?1?, the output code of the address counter (adc) is undefined.
fedl9042-01 lapis semiconductor ML9042-XX 15/58 address counter (adc) t he address counter provides a read/write address for the ddram, abram or cgram and also provides a cursor display address. when an instruction code specifying ddram, abram or cgram address setting is input to the pre-defined register, the register selects the specified ddram, abram or cgram and transfers the address code to the adc. the address data in the adc is automatically incremented (or decremented) by 1 after the display data is written in or read from the ddram, abram or cgram. the data in the adc is output to db 0 (so) to db 6 when rw/si = ?h?, rs 0 /csb = ?l?, rs 1 = ?h? and bf = ?0?. timing generator t he timing generator generates timing signals for the internal operation of the ml9042 activated by the instruction sent from the cpu or for the operation of the internal circuits of the ml9042 such as ddram, abram, cgram and cgrom. timing signals are generated so that the internal operation carried out for lcd displaying will not be interfered by the internal operation initiated by accessing from the cpu. for example, when the cpu writes data in the ddram, the display of the lcd not corresponding to the written data is not affected.
fedl9042-01 lapis semiconductor ML9042-XX 16/58 display data ram (ddram) t his ram stores the 8-bit character codes (see table 2). the ddram addresses correspond to the display positions (digits) of the lcd as shown below. the ddram addresses (to be set in the adc) are represented in hexadecimal. msb lsb db 6 db 5 db 4 db 3 db 2 db 1 db 0 hexadecimal hexadecimal 2 0 a dc 0 1 0 0 1 0 1 a dc (example) representation of ddram address = 12 1) relationship between ddram addresses and display positions (1-line display mode) 00 01 02 03 04 12 13 digit 1 2 3 4 5 19 20 left end right end display position dd ram address (hexadecimal) in the 1-line display mode, the ml9042 can display up to 20 characters from digit 1 to digit 20. while the ddram has addresses ?00? to ?4f? for up to 80 character codes, the area not used for display can be used as a ram area for general data. when the display is shifted by instruction, the relationship between the lcd display position and the ddram address changes as shown below: 4f 00 01 02 11 12 digit 1 234 1920 (display shifted to the right) 01 02 03 04 13 14 digit 1 234 05 5 19 20 (display shifted to the left)
fedl9042-01 lapis semiconductor ML9042-XX 17/58 2) relationship between ddram addresses and display positions (2-line display mode) in the 2-line mode, the ml9042 can display up to 40 characters (20 characters per line) from digit 1 to digit 20. 00 01 02 03 04 digit 1 2 3 4 5 12 13 19 20 40 41 42 43 44 52 53 line 1 line 2 display position dd ram address (hexadecimal) note: the ddram address at digit 20 in the first line is not consecutive to the ddram address at digit 1 in the second line. when the display is shifted by instruction, the relationship between the lcd display position and the ddram address changes as shown below: 27 00 01 02 digit 1 234 11 12 19 20 67 40 41 42 51 52 line 1 line 2 01 02 03 04 digit 1 234 13 14 19 20 41 42 43 44 03 5 43 05 5 45 53 54 line 1 line 2 (display shifted to the right) (display shifted to the left)
fedl9042-01 lapis semiconductor ML9042-XX 18/58 character generator rom (cgrom) t he cgrom generates character patterns (5 ? 8 dots, 240 patterns) from the 8-bit character code signals in the ddram. the bank switching pin (rom1s) can switch to the other rom that generates character patterns (5 ? 8 dots, 240 patterns), allowing a total of 480 characters to be controlled. when the 8-bit character code corresponding to a character pattern in the cgrom is written in the ddram, the character pattern is displayed in the display position specified by the ddram address. character codes 10 to ff are contained in the rom area in the cg rom. the general character generator rom codes are 01/11/21. the relationship between character codes and general purpose character patterns in bank0 (rom0) and bank1 (rom1) are indicated in table 2-1 and table 2-2, respectively.
fedl9042-01 lapis semiconductor ML9042-XX 19/58 character generator ram (cgram) t he cgram is used to generate user-specific character patterns that are not in the cgrom. cgram (64 bytes = 512 bits) can store up to 8 character patterns (5 ? 8 dots) . when displaying a character pattern stored in the cgram, write an 8-bit character code (00 to 07 or 08 to 0f; hex.) to the ddram. this enables outputting the character pattern to the lcd display position corresponding to the ddram address. the cursor or blink is also displayed even when a cgram or abram address is set in the adc. therefore, the cursor or blink display should be inhibited while the adc is holding a cgram or abram address. the following describes how character patterns are written in and read from the cgram. (see tables 2-1 and 2-2.) (1) a method of writing character patterns to the cgram from the cpu the three cgram address bit weights 0 to 2 select one of the lines constituting a character pattern. first, set the mode to increment or decrement from the cpu, and then input the cgram address. write each line of the character pattern in the cgram through db 0 (so) to db 7 . the data lines db 0 (so) to db 7 correspond to the cgram data bit weights 0 to 7, respectively (see table 3-1). input data ?1? represents the on status of an lcd dot and ?0? represents the off status. since the adc is automatically incremented or decremented by 1 after the data is written to the cgram, it is not necessary to set the cgram address again. the bottom line of a character pattern (the cgram address bit weights 0 to 2 are all ?1?, which means 7 in hexadecimal) is the cursor line. the on/off pattern of this line is ored with the cursor pattern for displaying on the lcd. therefore, the pattern data for the cursor position should be all zeros to display the cursor. whereas the data given by the cgram data bit weights 0 to 4 is output to the lcd as display data, the data given by the cgram data bit weights 5 to 7 is not. therefore, the cgram data bit weights 5 to 7 can be used as a ram area. (2) a method of displaying cgram character patterns on the lcd the cgram is selected when the higher-order 4 bits of a character code are all zeros. since bit weight 3 of a character code is not used, the character pattern ?0? in table 3-1 can be selected using the character code ?00? or ?08? in hexadecimal. when the 8-bit character code corresponding to a character pattern in the cgram is written to the ddram, the character pattern is displayed in the display position specified by the ddram address. (the ddram data bit weights 0 to 2 correspond to the cgram address bit weights 3 to 5, respectively.)
fedl9042-01 lapis semiconductor ML9042-XX 20/58 arbitrator ram (abram) t he arbitrator ram (abram) stores arbitrator display data. 100 dots can be displayed in both 1-line and 2-line display modes. the arbitrator ram has the addresses (hexadecimal) from ?00? to ?1f? and the valid display a ddress area is from 00 to 19 (0h to 13h). the area of 20 to 31 (14h to 1fh) not used for display can be used as a data ram area for general data. even if the display is shifted by instruction, the arbitrator display is not shifted. a capacity of 8 bits by 32 addresses (= 256 bits) is available for data write. first set the mode to increment or decrement from the cpu, and then input the abram address. write display-on data in the abram through db 0 (so) to db 7 . db 0 (so) to db 7 correspond to the abram data bit weights 0 to 7 respectively. input data ?1? represents the on status of an lcd dot and ?0? represents the off status. since adc is automatically incremented or decremented by 1 after the data is written to the abram, it is not necessary to set the abram address again. whereas abram data bit weights 0 to 4 are output as display data to the lcd, the abram data bit weights 5 to 7 are not. these bits can be used as a ram area. the cursor or blink is also displayed even when a cgram or abram address is set in the adc. therefore, the cursor or blink display should be inhibited while the adc is holding a cgram or abram address. msb lsb db 6 db 5 db 4 db 3 db 2 db 1 db 0 hexadecimal hexadecimal adc the arbitrator ram can store a maximum of 100 dots of the arbitrator display-on data in units of 5 dots. the relationship with the lcd display positions is shown below. * * e4 e3 e2 e1 e0 db 6 * db 7 db 5 db 4 db 3 db 2 db 1 db 0 * don?t care display - on data e4 e0 5xsn+1 5xsn+5 configuration of input display data input data relationship between display-on data and segment pins sn = a bram address (0 to 19)
fedl9042-01 lapis semiconductor ML9042-XX 21/58
fedl9042-01 lapis semiconductor ML9042-XX 22/58 note: the same cgram character patterns are displayed in bank0 and bank1.
fedl9042-01 lapis semiconductor ML9042-XX 23/58 table 3-1 relationship between cgram address bits, cgram data bits (character pattern) and ddram data bits (character code) in 5 ? 7 dot character mode. (examples) cg ram data ( character p attern ) ( character code ) dd ram data 01110 10001 10001 10001 10001 10001 01110 00000 76543210 76543210 lsb msb lsb msb lsb 0000 ? 000 ? ??? 10001 10010 10100 11000 10100 10010 10001 00000 0000 ? 001 ? ??? 01110 00100 00100 00100 00100 00100 01110 00000 0000 ? 111 ? ??? cg ram address 543210 msb 000000 001 010 011 100 101 110 111 001000 001 010 011 100 101 110 111 111000 001 010 011 100 101 110 111 ? : don?t care
fedl9042-01 lapis semiconductor ML9042-XX 24/58 cursor/blink control circuit t his circuit generates the cursor and blink of the lcd. the operation of this circuit is controlled by the program of the cpu. the cursor/blink display is carried out in the position corresponding to the ddram address set in the adc (address counter). for example, when the adc stores a value of ?07? (hexadecimal), the cursor or blink is displayed as follows: 0 db 6 db 0 000111 7 0 00 01 02 03 04 07 08 digit 1 2345 89 cursor/blink position 12 13 19 20 67 05 06 00 01 02 03 04 07 08 digit 1 2345 89 cursor/blink position 12 13 19 20 67 05 06 40 41 42 43 44 47 48 52 53 45 46 first line a dc in 1-line display mode in 2-line display mode second line note: the cursor or blink is also displayed even when a cgram or abram address is set in the adc. therefore, the cursor or blink display should be inhibited while the adc is holding a cgram or abram address.
fedl9042-01 lapis semiconductor ML9042-XX 25/58 lcd display circuit (com1 to com17, seg1 to seg100, ssr and csr) t he ml9042 has 17 common signal outputs and 100 segment signal outputs to display 20 characters (in the 1-line display mode) or 40 characters (in the 2-line display mode). the character pattern is converted into serial data and transferred in series through the shift register. the transfer direction of serial data is determined by the ssr bit. the shift direction of common signals is determined by the csr bit. the following tables show the transfer and shift directions: ssr bit transfer direction l seg 1 ? seg 100 h seg 100 ? seg 1 abe bit csr bit duty as bit shift direction arbitrator?s common pin l l 1/8 l com1 ? com8 none l l 1/8 h com1 ? com8 none l l 1/16 l com1 ? com16 none l l 1/16 h com1 ? com16 none l h 1/8 l com8 ? com1 none l h 1/8 h com8 ? com1 none l h 1/16 l com16 ? com1 none l h 1/16 h com16 ? com1 none h l 1/9 l com1 ? com9 com9 h l 1/9 h com1 ? com9 com1 h l 1/17 l com1 ? com17 com17 h l 1/17 h com1 ? com17 com1 h h 1/9 l com9 ? com1 com1 h h 1/9 h com9 ? com1 com9 h h 1/17 l com17 ? com1 com1 h h 1/17 h com17 ? com1 com17 * refer to the expansion instruction codes section about the abe bit, ssr bit, csr bit, and as bit. signals to be input to the ssr bit, csr bit, abe bit, and as bit should be initially determined at power-on and be kept unchanged.
fedl9042-01 lapis semiconductor ML9042-XX 26/58 built-in reset circuit t he ml9042 is automatically initialized when the power is turned on. during initialization, the busy flag (bf) is ?1? and the ml9042 does not accept any instruction from the cpu (other than the read bf instruction). the busy flag is ?1? for about 15 ms after the v dd becomes 2.7 v or higher. during this initialization, the ml9042 performs the following instructions: 1) display clearing 2) cpu interface data length = 8 bits (dl = ?1?) 3) 1-line lcd display (n = ?0?) 4) adc counting = increment (i/d = ?1?) 5) display shifting = none (s = ?0?) 6) display = off (d = ?0?) 7) cursor = off (c = ?0?) 8) blinking = off (b = ?0?) 9) arbitrator = displayed in the lower line (as = ?0?) 10) arbitrator = not displayed (abe = ?0?) 11) segment shift direction = seg 1 ? seg 100 (ssr = ?0?) 12) common shift direction = com 1 ? com 17 (csr = ?0?) to use the built-in reset circuit, the power supply conditions shown below should be satisfied. otherwise, the built-in reset circuit may not work properly. in such a case, initialize the ml9042 with the instructions from the cpu. the use of a battery always requires such initialization from the cpu. (see ?initial setting of instructions?) t on 2.7 v 0.2 v 0.2 v 0.2 v t off 0.1 ms ? t on ? 100 ms 1 ms ? t off figure 1 power-on and power-off waveform
fedl9042-01 lapis semiconductor ML9042-XX 27/58 i/f with cpu p arallel interface mode the ml9042 can transfer either 8 bits once or 4 bits twice on the data bus for interfacing with any 8-bit or 4-bit microcontroller (cpu). 1) 8-bit interface data length the ml9042 uses all of the 8 data bus lines db 0 (so) to db 7 at a time to transfer data to and from the cpu. 2) 4-bit interface data length the ml9042 uses only the higher-order 4 data bus lines db 4 to db 7 twice to transfer 8-bit data to and from the cpu. the ml9042 first transfers the higher-order 4 bits of 8-bit data (db 4 to db 7 in the case of 8-bit interface data length) and then the lower-order 4 bits of the data (db 0 (so) to db 3 in the case of 8-bit interface data length). the lower-order 4 bits of data should always be transferred even when only the transfer of the higher-order 4 bits of data is required. (example: reading the busy flag) two transfers of 4 bits of data complete the transfer of a set of 8-bit data. therefore, when only one access is made, the following data transfer cannot be completed properly.
fedl9042-01 lapis semiconductor ML9042-XX 28/58 rs 0 /csb rwb / si e/shtb busy (internal operation) ir 7 db 6 db 5 db 4 db 3 db 2 db 1 db 0 /(so) db 7 busy no busy dr 7 ir 6 dr 6 adc 6 ir 5 dr 5 adc 5 ir 4 dr 4 adc 4 ir 3 dr 3 adc 3 ir 2 dr 2 adc 2 ir 1 dr 1 adc 1 ir 0 dr 0 adc 0 rs 1 writing in ir (instruction register) reading bf (busy flag) and adc (address counter) writing in dr (data register) figure 2 8-bit data transfer rs 0 /csb rwb/si e/shtb busy (internal operation) db 7 db 6 db 5 db 4 ir 7 busy no busy dr 7 dr 3 adc 3 adc 5 dr 6 dr 2 adc 2 dr 5 dr 1 adc 1 adc 4 dr 4 dr 0 adc 0 adc 6 ir 3 ir 6 ir 2 ir 5 ir 1 ir 4 ir 0 rs 1 writing in ir (instruction register) reading bf (busy flag) and adc (address counter) writing in dr (data register) figure 3 4-bit data transfer
fedl9042-01 lapis semiconductor ML9042-XX 29/58 serial interface mode in the serial i/f mode, the ml9042 interfaces with the cpu via the rs 0 /csb, e/shtb, rw/si, and db 0 (so) pins. writing and reading operations are executed in units of 16 bits after the rs 0 /csb signal falls down. if the rs 0 /csb signal rises up before the completion of 16-bit unit access, this access is ignored. when the bf bit is ?1?, the ml9042 cannot accept any other instructions. before inputting a new instruction, check that the bf bit is ?0?. any access when the bf bit is ?1? is ignored. data format is lsb-first. examples of access in the serial i/f mode note 1: higher 5 bits of each instruction must be input at a ?h? level. note 2: lower 8 bits are ?don?t care? when the instructions in the read mode are set. note 3: after one instruction is input, the next instruction must be input after the rs 0 /csb pin is pulled at a ?h? level. 1 ) write mod e r s 0 /cs b e/sht b bus y rwb/si db ( so ) 2 ) read mod e r s 0 /cs b e/sht b bus y rwb/si db ( so ) (internal operation ) (internal operation ) 12 12 345678 1 13 14 15 16 9 101112 11111 r/ w rs0 rs1 d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 1 3 4 5 6 7 8 9 10111213141516 1 11111 r/ w rs0 rs1 1 d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7
fedl9042-01 lapis semiconductor ML9042-XX 30/58 instruction codes t able of instruction codes code instruction rs 1 rs 0 / csb rw/ si db 7 db 6 db 5 db 4 db 3 db 2 db 1 db 0 (so) function execution time f = 270 khz display clear 1 0 0 0 0 0 0 0 0 0 1 clears all the displayed digits of the lcd and sets the ddram address 00 in the address counter. the arbitrator data is cleared. 1.52 ms cursor home 1 0 0 0 0 0 0 0 0 1 x sets the ddram address 00 in the address counter and shifts the display back to the original. the content of the ddram remains unchanged. 1.52 ms entry mode setting 1 0 0 0 0 0 0 0 1 i/d s determines the direction of movement of the cursor and whether or not to shift the display. this instruction is executed when data is written or read. 37 ? s display on/off control 1 0 0 0 0 0 0 1 d c b sets lcd display on/off (d), cursor on/off (c) or cursor-position character blinking on/off (b). 37 ? s cursor/display shift 1 0 0 0 0 0 1 s/c r/l x x moves the cursor or shifts the display without changing the content of the ddram. 37 ? s function setting 1 0 0 0 0 1 dl n abe ssr csr sets the interface data length (dl), the number of display lines (n), the arbitrator display (abe), the segment data shift direction (ssr), or the common data shift direction (csr). 37 ? s cgram address setting 1 0 0 0 1 acg sets on cgram address. after that, cgram data is transferred to and from the cpu. 37 ? s ddram address setting 1 0 0 1 add sets a ddram address. after that, ddram data is transferred to and from the cpu. 37 ? s busy flag/ address read 1 0 1 bf adc reads the busy flag (indicating that the ml9042 is operating) and the content of the address counter. 0 ? s ram data write 1 1 0 write data writes data in ddram, abram or cgram. 37 ? s ram data read 1 1 1 read data reads data from ddram, abram or cgram. 37 ? s arbitrator display line set 0 0 0 0 0 0 0 0 0 1 as sets the arbitrator display line. 37 ? s abram address setting 0 0 0 0 1 1 aab sets an abram address. after that, abram data is transferred to and from the cpu. 37 ? s
fedl9042-01 lapis semiconductor ML9042-XX 31/58 ? i/d = ?1? (increment) i/d = ?0? (decrement) s = ?1? (shifts the display.) s/c = ?1? (shifts display.) s/c = ?0? (moves the cursor.) r/l = ?1? (right shift) r/l = ?0? (left shift) d/l = ?1? (8-bit data) dl = ?0? (4-bit data) n = ?1? (2 lines) n = ?0? (1 line) abe = ?1? (arbitrator displayed) abe = ?0? (arbitrator not displayed) ssr = ?1? (transfer direction: seg 100 ? seg 1 ) ssr = ?0? (transfer direction: seg 1 ? seg 100 ) csr = ?1? (transfer direction: comn ? com1) csr = ?0? (transfer direction: com1 ? comn) bf = ?1? (busy) bf = ?0? (ready to accept an instruction) b = ?1? (enables blinking) c = ?1? (displays the cursor.) d = ?1? (displays a character pattern.) as = ?1? (arbitrator displays as = ?0? (arbitrator displays arbitrator on the arbitrator on the upper line) lower line) dd ram: display data ram cg ram: character generator ram abram: arbitrator data ram acg: cgram address add: ddram address (corresponds to the cursor address) aab: abram address adc: address counter (used by ddram, abram and cgram) the execution time is dependent upon frequen- cies. ? : don't care
fedl9042-01 lapis semiconductor ML9042-XX 32/58 instruction codes an instruction code is a signal sent from the cpu to access the ml9042. the ml9042 starts operation as instructed by the code received. the busy status of the ml9042 is rather longer than the cycle time of the cpu, since the internal processing of the ml9042 starts at a timing which does not affect the display on the lcd. in the busy status (busy flag is ?1?), the ml9042 cannot input the busy flag read instruction only. therefore, the cpu should ensure that the busy flag is ?0? before sending an instruction code to the ml9042. 1) display clear rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 0 db 4 0 db 3 0 db 2 0 db 1 0 db 0 1 instruction code: when this instruction is executed, the lcd display including arbitrator display is cleared and the i/d entry mode is set to ?increment?. the value of ?s? (display shifting) remains unchanged. the position of the cursor or blink being displayed moves to the left end of the lcd (or the left end of the line 1 in the 2-line display mode). note: all ddram and abram data turn to ?20? and ?00? in hexadecimal, respectively. the value of the address counter (adc) turns to the one corresponding to the address ?00? (hexadecimal) of the ddram. the execution time of this instruction is 1.52 ms (maximum) at an oscillation frequency of 270 khz. 2) cursor home rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 0 db 4 0 db 3 0 db 2 0 db 1 1 db 0 ? instruction code: ? : don?t care when this instruction is executed, the cursor or blink position moves to the left end of the lcd (or the left end of line 1 in the 2-line display mode). if the display has been shifted, the display returns to the original display position before shifting. note: the value of the address counter (adc) goes to the one corresponding to the address ?00? (hexadecimal) of the ddram). the execution time of this instruction is 1.52 ms (maximum) at an oscillation frequency of 270 khz.
fedl9042-01 lapis semiconductor ML9042-XX 33/58 3) entry mode setting rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 0 db 4 0 db 3 0 db 2 1 db 1 i/d db 0 s instruction code: (1) when the i/d is set, the cursor or blink shifts to the right by 1 character position (id= ?1?; increment) or to the left by 1 character position (i/d= ?0?; decrement) af ter an 8-bit character code is written to or read from the ddram. at the same time, the address counter (adc) is also incremented by 1 (when i/d = ?1?; increment) or decremented by 1 (when i/d = ?0?; decrement). after a character pattern is written to or read from the cgram, the address counter (adc) is incremented by 1 (when i/d = ?1?; increment) or decremented by 1 (when i/d = ?0?; decrement). also after data is written to or read from the abram, the address counter (adc) is incremented by 1 (when i/d = ?1?; increment) or decremen ted by 1 (when i/d = ?0?; decrement). (2) when s = ?1?, the cursor or blink stops and the entire display shifts to the left (i/d = ?1?) or to the right (i/d = ?0?) by 1 character position after a character code is written to the ddram. in the case of s = ?1?, when a character code is read from the ddram, when a character pattern is written to or read from the cgram or when data is written to or read from the abram, normal read/write is carried out without shifting of the entir e display. (the entire display does not shift, but the cursor or blink shifts to the right (i/d = ?1?) or to the left (i/d = ?0?) by 1 character position.) when s = ?0?, the display does not shift, but normal write/read is performed. note: the execution time of this instruction is 37 ? s (maximum) at an oscillation frequency of 270 khz. 4) display on/off control rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 0 db 4 0 db 3 1 db 2 d db 1 c db 0 b instruction code: (1) the ?d? bit (db2) of this instruction determines whether or not to display character patterns on the lcd. when the ?d? bit is ?1?, character patterns are displayed on the lcd. when the ?d? bit is ?0?, character patterns are not displayed on the lcd and the cursor/blinking also disappear. note: unlike the display clear instruction, this in struction does not change the character code in the ddram . (2) when the ?c? bit (db1) is ?0?, the cursor turns off. when both the ?c? and ?d? bits are ?1?, the cursor turns on. (3) when the ?b? bit (db0) is ?0?, blinking is canceled . when both the ?b? and ?d? bits are ?1?, blinking is performed. in the blinking mode, all dots including those of the cursor, the character pattern and the cursor are alternately displayed. note: the execution time of this instruction is 37 ? s (maximum) at an oscillation frequency of 270 khz.
fedl9042-01 lapis semiconductor ML9042-XX 34/58 5) cursor/display shift rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 0 db 4 1 db 3 s/c db 2 r/l db 1 ? db 0 ? instruction code: ? : don?t care s/c = ?0?, r/l = ?0? this instruction shifts left the cursor and blink positions by 1 (decrements the content of the adc by 1). s/c = ?0?, r/l = ?1? this instruction shifts right the cursor and blink positions by 1 (increments the content of the adc by 1). s/c = ?1?, r/l = ?0? this instruction shifts left the entire display by 1 character position. the cursor and blink positions move to the left together with the entire display. the arbitrator display is not shifted. (the content of the adc remains unchanged.) s/c = ?1?, r/l = ?1? this instruction shifts right the entire display by 1 character position. the cursor and blink positions move to the right together with the entire display. the arbitrator display is not shifted. (the content of the adc remains unchanged.) in the 2-line mode, the cursor or blink moves from the fi rst line to the second line when the cursor at digit 40 (27; hex) of the first line is shifted right. when the entire display is shifted, the character pattern, cursor or blink will not move between the lines (from line 1 to line 2 or vice versa). note: the execution time of this instruction is 37 ? s at an oscillation frequency (osc) of 270 khz. 6) function setting rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 1 db 4 dl db 3 n db 2 a be db 1 ssr db 0 csr ? : don?t care instruction code: (1) when the ?dl? bit (db 4 ) of this instruction is ?1?, the data transfer to and from the cpu is performed once by the use of 8 bits db 7 to db 0 . when the ?dl? bit (db 4 ) of this instruction is ?0?, the data transfer to and from the cpu is performed twice by the use of 4 bits db 7 to db 4 . (2) the 2-line display mode is selected when the ?n? bit (db 3 ) of this instruction is ?1?. the 1-line display mode is selected when the ?n? bit is ?0?. the arbitrator is displayed when the ?abe? bit (db 2 ) of this instruction is ?1?. the arbitrator is not displayed when the ?abe? bit (db 2 ) of this instruction is ?0?. (3) the transfer direction of the segment signal output data is controlled. when the ?ssr? bit (db 1 ) of this instruction is ?1?, the data is transferred from seg 100 to seg 1 . when the ?ssr? bit (db 1 ) of this instruction is ?0?, the data is transferred from seg 1 to seg 100 . the transfer direction of the common signal output data is controlled. at 1/n duty, when the ?csr? bit (db 0 ) of this instruction is ?1?, the data is transferred from comn to com1 . when the ?csr? bit (db 0 ) of this instruction is ?0?, the data is transferred from com1 to comn . after the ml9042 is powered on, this function setting should be carried out before execution of any instruction except the busy flag read. after this function setting, no instructions other than the dl set instruction can be executed. in the serial i/f mode, dl setting is ignored.
fedl9042-01 lapis semiconductor ML9042-XX 35/58 n abe number of display lines font size duty number of biases number of common signals 0 0 1 5 ? 8 1/8 4 8 0 1 1 5 ? 8 1/9 4 9 1 0 2 5 ? 8 1/16 5 16 1 1 2 5 ? 8 1/17 5 17 note: the execution time of this instruction is 37 ? s at an oscillation frequency (osc) of 270 khz. 7) cgram address setting rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 1 db 5 c 5 db 4 c 4 db 3 c 3 db 2 c 2 db 1 c 1 db 0 c 0 instruction code: this instruction sets the cgram address to the data represented by the bits c 5 to c 0 (binary). the cgram addresses are valid until ddram or abram addresses are set. the cpu writes or reads character patterns starting from the one represented by the cgram address bits c 5 to c 0 set in the instruction code at that time. note: the execution time of this instruction is 37 ? s at an oscillation frequency (osc) of 270 khz. 8) ddram address setting rs 1 1 rs 0 0 r/ w 0 db 7 1 db 6 d 6 db 5 d 5 db 4 d 4 db 3 d 3 db 2 d 2 db 1 d 1 db 0 d 0 instruction code: this instruction sets the ddram address to the data represented by the bits d 6 to d 0 (binary). the ddram addresses are valid until cgram or abram addresses are set. the cpu writes or reads character codes starting from the one represented by the ddram address bits d 6 to d 0 set in the instruction code at that time. in the 1-line mode (the ?n? bit is ?0?), the ddram address represented by bits d 6 to d 0 (binary) should be in the range ?00? to ?4f? in hexadecimal. in the 2-line mode (the ?n? bit is ?1?), the ddram address represented by bits d 6 to d 0 (binary) should be in the range ?00? to ?27? or ?40? to ?67? in hexadecimal. if an address other than above is input, the ml9042 cannot properly write a character code in or read it from the ddram. note: the execution time of this instruction is 37 ? s at an oscillation frequency (osc) of 270 khz. 9) ddram/abram/cgram data write rs 1 1 rs 0 1 r/ w 0 db 7 e 7 db 6 e 6 db 5 e 5 db 4 e 4 db 3 e 3 db 2 e 2 db 1 e 1 db 0 e 0 instruction code: a character code (e 7 to e 0 ) is written to the ddram, display-on data (e 7 to e 0 ) to the abram or a character pattern (e 7 to e 0 ) to the cgram. the ddram, abram or cgram is selected at the preceding address setting. after data is written, the address counter (adc) is incremented or decremented as set by the entry mode setting instruction (see 3). note: the execution time of this instruction is 37 ? s at an oscillation frequency (osc) of 270 khz.
fedl9042-01 lapis semiconductor ML9042-XX 36/58 10) busy flag/address counter read (execution time: 0 ? s) rs 1 1 rs 0 0 r/ w 1 db 7 bf db 6 o 6 db 5 o 5 db 4 o 4 db 3 o 3 db 2 o 2 db 1 o 1 db 0 o 0 instruction code: the ?bf? bit (db7) of this instruction tells whether the ml9042 is busy in internal operation (bf = ?1?) or not (bf = ?0?). when the ?bf? bit is ?1?, the ml9042 cannot accept any other instructions. before inputting a new instruction, check that the ?bf? bit is ?0?. when the ?bf? bit is ?0?, the ml9042 outputs the correct value of the address counter. the value of the address counter is equal to the ddram, abram or cgram address. which of the ddram, abram and cgram addresses is set in the counter is determined by the preceding address setting. when the ?bf? bit is ?1?, the value of the address counter is not always correct because it may have been incremented or decremented by 1 during internal operation. 11) ddram/abram/cgram data read rs 1 1 rs 0 1 r/ w 1 db 7 p 7 db 6 p 6 db 5 p 5 db 4 p 4 db 3 p 3 db 2 p 2 db 1 p 1 db 0 p 0 instruction code: a character code (p 7 to p 0 ) is read from the ddram, display-on data (p 7 to p 0 ) from the abram or a character pattern (p 7 to p 0 ) from the cgram. the ddram, abram or cgram is selected at the preceding address setting. after data is read, the address counter (adc) is incr emented or decremented as set by the entry mode setting instruction (see 3). note: conditions for reading correct data (1) the ddram, abram or cgram setting instruction is input before this data read instruction is input. (2) when reading a character code from the ddram, th e cursor/display shift instruction (see 5) is input before this data read instruction is input. (3) when two or more consecutive ram data read in structions are executed, the following read data is correct. correct data is not output under conditions other than the cases (1), (2) and (3) above. note: the execution time of this instruction is 37 ? s at an oscillation frequency (osc) of 270 khz.
fedl9042-01 lapis semiconductor ML9042-XX 37/58 expansion instruction codes t he busy status of the ml9042 is rather longer than the cycle time of the cpu, since the internal processing of the ml9042 starts at a timing which does not affect the display on the lcd. in the busy status (busy flag is ?1?), the ml9042 executes the busy flag read instruction only. therefore, the cpu should ensure that the busy flag is ?0? before sending an expansion instruction code to the ml9042. 1) arbitrator display line set rs 1 0 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 0 db 4 0 db 3 0 db 2 0 db 1 1 db 0 a s expansion instruction code: this expansion instruction code sets the arbitrator display line. the relationship between the status of this bit and the common outputs is as follows: for display examples, refer to lcd drive waveforms section. abe bit csr bit duty as bit shift direction arbitrator?s common pin l l 1/8 l com1 ? com8 none l l 1/8 h com1 ? com8 none l l 1/16 l com1 ? com16 none l l 1/16 h com1 ? com16 none l h 1/8 l com8 ? com1 none l h 1/8 h com8 ? com1 none l h 1/16 l com16 ? com1 none l h 1/16 h com16 ? com1 none h l 1/9 l com1 ? com9 com9 h l 1/9 h com1 ? com9 com1 h l 1/17 l com1 ? com17 com17 h l 1/17 h com1 ? com17 com1 h h 1/9 l com9 ? com1 com1 h h 1/9 h com9 ? com1 com9 h h 1/17 l com17 ? com1 com1 h h 1/17 h com17 ? com1 com17 note: the execution time of this instruction is 37 ? s at an oscillation frequency (osc) of 270 khz. 2) abram address setting rs 1 0 rs 0 0 r/ w 1 db 7 0 db 6 1 db 5 1 db 4 h 4 db 3 h 3 db 2 h 2 db 1 h 1 db 0 h 0 expansion instruction code: this instruction sets the abram address to the data represented by the bits h 4 to h 0 (binary). the abram addresses are valid until cgram or ddram addresses are set. the cpu writes or reads the display-on data starting fr om the one represented by the abram address bits h 4 to h 0 set in the instruction code at that time. when the abram address represented by bits h 4 to h 0 (binary) is in the range ?00? to ?13? in hexadecimal, data is output to the lcd as the arbitrator. note: the execution time of this instruction is 37 ? s at an oscillation frequency (osc) of 270 khz.
fedl9042-01 lapis semiconductor ML9042-XX 38/58 examples of combinations of ml9042 and lcd panel (1 ) driving the lcd of one 20-character line under the conditions of the 1-line display mode and no arbitrator display (1/8 duty, abe = ?0?, as = ?0? or ?1?, csr = ?0?, ssr = ?1?) com 1 characte r com 8 seg 100 seg 1 ml9042 ? com 9 to com 17 output display-off common signals. (1/8 duty, abe = ?0?, as = ?0? or ?1?, csr = ?1?, ssr = ?0?) com 8 characte r com 1 seg 1 seg 100 ml9042 ? com 9 to com 17 output display-off common signals.
fedl9042-01 lapis semiconductor ML9042-XX 39/58 (2) driving the lcd of one 20-character line under the cond itions of the 1-line display mode and the arbitrator display (1/9 duty, abe = ?1?, as = ?0?, csr = ?0?, ssh = ?1?) com 1 com 8 com 9 seg 100 seg 1 ml9042 characte r a rbitrato r ? com 10 to com 17 output display-off common signals. (1/9 duty, abe = ?1?, as = ?1?, csr = ?0?, ssr = ?1?) com 1 com 2 com 9 seg 100 seg 1 ml9042 characte r a rbitrato r ? com 10 to com 17 output display-off common signals.
fedl9042-01 lapis semiconductor ML9042-XX 40/58 (1/9 duty, abe = ?1?, as = ?0?, csr = ?1?, ssr = ?0?) com 9 com 2 com 1 seg 1 seg 100 ml9042 characte r a rbitrato r ? com 10 to com 17 output display-off common signals. (1/9 duty, abe = ?1?, as = ?1?, csr = ?1?, ssr = ?0?) com 9 com 8 com 1 seg 1 seg 100 ml9042 characte r a rbitrato r ? com 10 to com 17 output display-off common signals.
fedl9042-01 lapis semiconductor ML9042-XX 41/58 (3) driving the lcd of two 20-character lines under the conditions of the 2-line display mode and no arbitrator display (1/16 duty, abe = ?0?, as = ?0? or ?1?, csr = ?0?, ssr = ?1?) com 1 com 8 seg 100 seg 1 ml9042 com 9 com 16 characte r characte r ? com 17 outputs display-off common signal. (1/16 duty, abe = ?0?, as = ?0? or ?1?, csr = ?1?, ssr = ?0?) com 16 com 9 seg 1 seg 100 ml9042 com 8 com 1 characte r characte r ? com 17 outputs display-off common signal.
fedl9042-01 lapis semiconductor ML9042-XX 42/58 (4) driving the lcd of two 20-character lines under the conditions of the 2-line display mode and the arbitrator display (1/17 duty, abe = ?1?, as = ?0?, csr = ?0?, ssr = ?1?) com 1 com 8 seg 100 seg 1 ml9042 com 9 com 16 com 17 characte r characte r a rbitrato r (1/17 duty, abe = ?1?, as = ?1?, csr = ?0?, ssr = ?1?) com 2 com 1 com 9 seg 100 seg 1 ml9042 com 10 com 17 characte r characte r a rbitrato r
fedl9042-01 lapis semiconductor ML9042-XX 43/58 (1/17 duty, abe = ?1?, as = ?0?, csr = ?1?, ssr = ?0?) com 17 com 10 seg 1 seg 100 ml9042 com 9 com 1 characte r characte r a rbitrato r com 2 (1/17 duty, abe = ?1?, as = ?1?, csr = ?1?, ssr = ?0?) com 16 com 17 com 9 seg 1 seg 100 ml9042 com 8 com 1 characte r characte r a rbitrato r
fedl9042-01 lapis semiconductor ML9042-XX 44/58 examples of vlcd generation circuits ? with 1/4 bias, a voltage multiplier ml9042 be v in v cc v c gnd v 0 v 4 v 3b v 3a v 2 v 1 v dd reference potential for voltage multiplier v out + + ? with 1/4 bias, no voltage multiplier 1) apply v dd to v out and v 0. 2) apply v dd to v out , and apply the v 0 level to v 0 externally. ml9042 be v in v cc v c gnd v 0 v 4 v 3b v 3a v 2 v 1 v dd v 0 level v out
fedl9042-01 lapis semiconductor ML9042-XX 45/58 ? with 1/5 bias, a voltage multiplier ml9042 be v in v cc v c gnd v 0 v 4 v 3b v 3a v 2 v 1 v dd reference potential for voltage multiplier v out + + ? with 1/5 bias, no voltage multiplier 1) apply v dd to v out and v 0. 2) apply v dd to v out , and apply the v 0 level to v 0 externally. ml9042 be v in v cc v c gnd v 0 v 4 v 3b v 3a v 2 v 1 v dd v 0 level v out
fedl9042-01 lapis semiconductor ML9042-XX 46/58 lcd drive waveforms t he com and seg waveforms (ac signal waveforms for display) vary according to the duty (1/9 and 1/17 duties). see 1) and 2) below. the relationship between the duty ratio and the frame frequency is as follows: duty ratio frame frequency 1/8 84.4 hz 1/9 75.0 hz 1/16 84.4 hz 1/17 79.4 hz note: at an oscillation frequency (osc) of 270 khz 1) com and seg waveforms on 1/9 duty (abe = ?1?) v 0 1 frame v 1 v 2 , v 3b v 4 v 5 v 0 v 1 v 2 , v 3b v 4 v 5 v 0 v 1 v 2 , v 3b v 4 v 5 v 0 v 1 v 2 , v 3b v 4 v 5 com 1 (csr = ?l?, as = ?l?) com 2 (csr = ?l?, as = ?h?) com 9 (csr = ?h?, as = ?l?) com 8 (csr = ?h?, as = ?h?) (first character line) com 2 (csr = ?l?, as = ?l?) com 3 (csr = ?l?, as = ?h?) com 8 (csr = ?h?, as = ?l?) com 7 (csr = ?h?, as = ?h?) (second character line) com 8 (csr = ?l?, as = ?l?) com 9 (csr = ?l?, as = ?h?) com 2 (csr = ?h?, as = ?l?) com 1 (csr = ?h?, as = ?h?) (eighth character line) com 9 (csr = ?l?, as = ?l?) com 1 (csr = ?l?, as = ?h?) com 1 (csr = ?h?, as = ?l?) com 9 (csr = ?h?, as = ?h?) (arbitrator line) v 0 v 1 v 2 , v 3b v 4 v 5 com 10 to com 17 v 0 v 1 v 2 , v 3b v 4 v 5 seg display turning-off waveform display turning-on waveform 8 9 1 2 3 4 7 8 9 1 2 3 4 7 8 9 1 2 2 1 9 8 7 6 3 2 1 9 8 7 6 3 2 1 9 8 csr=?h? csr=?l?
fedl9042-01 lapis semiconductor ML9042-XX 47/58 2) com and seg waveforms on 1/17 duty (abe = ?1?) v 0 1 frame v 1 v 2 v 3a (v 3b ) v 4 display turning-off waveform display turning-on waveform v 5 v 0 v 1 v 2 v 3a (v 3b ) v 4 v 5 v 0 v 1 v 2 v 3a (v 3b ) v 4 v 5 v 0 v 1 v 2 v 3a (v 3b ) v 4 seg v 5 v 0 v 1 v 2 v 3a (v 3b ) v 4 v 5 com 1 (csr = ?l?, as = ?l?) com 2 (csr = ?l?, as = ?h?) com 17 (csr = ?h?, as = ?l?) com 16 (csr = ?h?, as = ?h?) (first character line) com 2 (csr = ?l?, as = ?l?) com 3 (csr = ?l?, as = ?h?) com 16 (csr = ?h?, as = ?l?) com 15 (csr = ?h?, as = ?h?) (second character line) com 16 (csr = ?l?, as = ?l?) com 17 (csr = ?l?, as = ?h?) com 2 (csr = ?h?, as = ?l?) com 1 (csr = ?h?, as = ?h?) (sixteenth character line) com 17 (csr = ?l?, as = ?l?) com 1 (csr = ?l?, as = ?h?) com 1 (csr = ?h?, as = ?l?) com 17 (csr = ?h?, as = ?h?) (arbitrator line) 16 17 1 2 3 4 5 6 7 8 9 10 11 12 13 16 17 1 2 3 4 csr=?l? 2 1 17 16 15 14 13 12 11 10 9 8 7 6 5 2 1 17 16 15 14 csr=?h?
fedl9042-01 lapis semiconductor ML9042-XX 48/58 initial setting of instructions (a) data transfer from and to the cpu using 8 bits of db 0 to db 7 1) turn on the power. 2) wait for 15 ms or more after v dd has reached 2.7 v or higher. 3) set ?8 bits? with the function setting instruction. 4) wait for 4.1 ms or more. 5) set ?8 bits? with the function setting instruction. 6) wait for 100 ? s or more. 7) set ?8 bits? with the function setting instruction. 8) check the busy flag for no busy (or wait for 100 ? s or more). 9) set ?8 bits?, ?number of lcd lines? and ?font size? with the function setting instruction. (after this, the number of lcd lines and the font size cannot be changed.) 10) check the busy flag for no busy. 11) execute the display on/off control instruction, display clear instruction, entry mode setting instruction and arbitrator display line setting instruction. 12) check the busy flag for no busy. 13) initialization is completed. an example of instruction code for 3), 5) and 7) rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 1 db 4 1 db 3 ? db 2 ? db 1 ? db 0 ? ? : don?t care (b) data transfer from and to the cpu using 4 bits of db 4 to db 7 1) turn on the power. 2) wait for 15 ms or more after v dd has reached 2.7 v or higher. 3) set ?8 bits? with the function setting instruction. 4) wait for 4.1 ms or more. 5) set ?8 bits? with the function setting instruction. 6) wait for 100 ? s or more. 7) set ?8 bits? with the function setting instruction. 8) check the busy flag for no busy (or wait for 100 ? s or longer). 9) set ?4 bits? with the function setting instruction. 10) wait for 100 ? s or longer. 11) set ?4 bits?, ?number of lcd lines? and ?font size? with the function setting inst ruction. (after this, the number of lcd lines and the font size cannot be changed.) 12) check the busy flag for no busy. 13) execute the display on/off control instruction, display clear instruction, entry mode setting instruction and arbitrator display line setting instruction. 14) check the busy flag for no busy. 15) initialization is completed. an example of instruction code for 3), 5) and 7) rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 1 db 4 1
fedl9042-01 lapis semiconductor ML9042-XX 49/58 an example of instruction code for 9) rs 1 1 rs 0 0 r/ w 0 db 7 0 db 6 0 db 5 1 db 4 0 *: from 11), input data twice by the use of 4-bit data. *: in 13), check the busy flag for no busy before executing each instruction. (c) data transfer from and to the cpu using the serial i/f 1) turn on the power. 2) wait for 15 ms or more after v dd has reached 2.7 v or higher. 3) check the busy flag for no busy. 4) set ?number of lcd lines? and ?font size? with the function setting instruction. (after this, the number of lcd lines and the font size cannot be changed.) 5) check the busy flag for no busy. 6) execute the display on/off control instruction, the display clear instruction, the entry mode instruction and the arbitrator display line setting instruction. 7) check the busy flag for no busy. 8) initialization is completed. *: in 6), check the busy flag for no busy before executing each instruction.
fedl9042-01 lapis semiconductor ML9042-XX 50/58 ML9042-XX cvwa/dvwa pad configuration pad layout ch ip size: 7.8 ? 1.8 mm chip thickness: 625 ? 20 ? m bump size: 100 ? 44 ? m y x 220 221 114 233 101 1 115 100 pad coordinates pad symbol x ( ? m) y ( ? m) pad symbol x ( ? m) y ( ? m) 1 dummy -3750 ?750 21 dummy -2250 ?750 2 osc2 -3675 ?750 22 e/shtb -2175 ?750 3 oscr5 -3600 ?750 23 e/shtb -2100 ?750 4 oscr3 -3525 ?750 24 dummy -2025 ?750 5 osc1 -3450 ?750 25 dummy -1950 ?750 6 dummygnd -3375 ?750 26 db0/so -1875 ?750 7 t1 -3300 ?750 27 db0/so -1800 ?750 8 t2 -3225 ?750 28 dummy -1725 ?750 9 t3 -3150 ?750 29 dummy -1650 ?750 10 rom1s -3075 ?750 30 db1 -1575 ?750 11 dummyv dd -3000 ?750 31 db1 -1500 ?750 12 rs1 -2925 ?750 32 dummy -1425 ?750 13 rs1 -2850 ?750 33 dummy -1350 ?750 14 rso/csb -2775 ?750 34 db2 -1275 ?750 15 rso/csb -2700 ?750 35 db2 -1200 ?750 16 dummy -2625 ?750 36 dummy -1125 ?750 17 dummy -2550 ?750 37 dummy -1050 ?750 18 rw/si -2475 ?750 38 db3 -975 ?750 19 rw/si -2400 ?750 39 db3 -900 ?750 20 dummy -2325 ?750 40 dummy -825 ?750
fedl9042-01 lapis semiconductor ML9042-XX 51/58 pad symbol x ( ? m) y ( ? m) pad symbol x ( ? m) y ( ? m) 41 dummy -750 ?750 81 v0 2250 -750 42 db4 -675 ?750 82 v0 2325 -750 43 db4 -600 ?750 83 v0 2400 -750 44 dummy -525 ?750 84 v0 2475 -750 45 dummy -450 ?750 85 v1 2550 -750 46 db5 -375 ?750 86 v2 2625 -750 47 db5 -300 ?750 87 v2 2700 -750 48 dummy -225 ?750 88 v3a 2775 -750 49 dummy -150 ?750 89 v3a 2850 -750 50 db6 -75 ?750 90 v3b 2925 -750 51 db6 0 ?750 91 v3b 3000 -750 52 dummy 75 ?750 92 v4 3075 -750 53 dummy 150 ?750 93 v c 3150 -750 54 db7 225 ?750 94 v c 3225 -750 55 db7 300 ?750 95 v c 3300 -750 56 dummyv dd 375 ?750 96 v c 3375 -750 57 sp 450 ?750 97 v cc 3450 -750 58 gnd 525 ?750 98 v cc 3525 -750 59 gnd 600 ?750 99 v cc 3600 -750 60 gnd 675 ?750 100 dummy 3675 -750 61 gnd 750 ?750 101 dummy 3750 -462 62 gnd 825 ?750 102 com 17 3750 -392 63 gnd 900 ?750 103 com 16 3750 -322 64 be 975 ?750 104 com 15 3750 -252 65 v dd 1050 ?750 105 com 14 3750 -182 66 v dd 1125 ?750 106 com 13 3750 -112 67 v dd 1200 ?750 107 com 12 3750 -42 68 v dd 1275 ?750 108 com 11 3750 28 69 v dd 1350 ?750 109 com 10 3750 98 70 v dd 1425 ?750 110 com 9 3750 168 71 test in 1500 ?750 111 dummy 3750 238 72 test in 1575 ?750 112 dummy 3750 308 73 test out 1650 ?750 113 dummy 3750 378 74 test out 1725 ?750 114 dummy 3750 448 75 v in 1800 ?750 115 dummy 3675 750 76 v in 1875 ?750 116 dummy 3605 750 77 v out 1950 ?750 117 dummy 3535 750 78 v out 2025 ?750 118 seg 100 3465 750 79 v0 2100 ?750 119 seg 99 3395 750 80 v0 2175 ?750 120 seg 98 3325 750
fedl9042-01 lapis semiconductor ML9042-XX 52/58 pad symbol x ( ? m) y ( ? m) pad symbol x ( ? m) y ( ? m) 121 seg 97 3255 750 161 seg 57 455 750 122 seg 96 3185 750 162 seg 56 385 750 123 seg 95 3115 750 163 seg 55 315 750 124 seg 94 3045 750 164 seg 54 245 750 125 seg 93 2975 750 165 seg 53 175 750 126 seg 92 2905 750 166 seg 52 105 750 127 seg 91 2835 750 167 seg 51 35 750 128 seg 90 2765 750 168 seg 50 -35 750 129 seg 89 2695 750 169 seg 49 -105 750 130 seg 88 2625 750 170 seg 48 -175 750 131 seg 87 2555 750 171 seg 47 -245 750 132 seg 86 2485 750 172 seg 46 -315 750 133 seg 85 2415 750 173 seg 45 -385 750 134 seg 84 2345 750 174 seg 44 -455 750 135 seg 83 2275 750 175 seg 43 -525 750 136 seg 82 2205 750 176 seg 42 -595 750 137 seg 81 2135 750 177 seg 41 -665 750 138 seg 80 2065 750 178 seg 40 -735 750 139 seg 79 1995 750 179 seg 39 -805 750 140 seg 78 1925 750 180 seg 38 -875 750 141 seg 77 1855 750 181 seg 37 -945 750 142 seg 76 1785 750 182 seg 36 -1015 750 143 seg 75 1715 750 183 seg 35 -1085 750 144 seg 74 1645 750 184 seg 34 -1155 750 145 seg 73 1575 750 185 seg 33 -1225 750 146 seg 72 1505 750 186 seg 32 -1295 750 147 seg 71 1435 750 187 seg 31 -1365 750 148 seg 70 1365 750 188 seg 30 -1435 750 149 seg 69 1295 750 189 seg 29 -1505 750 150 seg 68 1225 750 190 seg 28 -1575 750 151 seg 67 1155 750 191 seg 27 -1645 750 152 seg 66 1085 750 192 seg 26 -1715 750 153 seg 65 1015 750 193 seg 25 -1785 750 154 seg 64 945 750 194 seg 24 -1855 750 155 seg 63 875 750 195 seg 23 -1925 750 156 seg 62 805 750 196 seg 22 -1995 750 157 seg 61 735 750 197 seg 21 -2065 750 158 seg 60 665 750 198 seg 20 -2135 750 159 seg 59 595 750 199 seg 19 -2205 750 160 seg 58 525 750 200 seg 18 -2275 750
fedl9042-01 lapis semiconductor ML9042-XX 53/58 pad symbol x ( ? m) y ( ? m) 201 seg 17 -2345 750 202 seg 16 -2415 750 203 seg 15 -2485 750 204 seg 14 -2555 750 205 seg 13 -2625 750 206 seg 12 -2695 750 207 seg 11 -2765 750 208 seg 10 -2835 750 209 seg 9 -2905 750 210 seg 8 -2975 750 211 seg 7 -3045 750 212 seg 6 -3115 750 213 seg 5 -3185 750 214 seg 4 -3255 750 215 seg 3 -3325 750 216 seg 2 -3395 750 217 seg 1 -3465 750 218 dummy -3535 750 219 dummy -3605 750 220 dummy -3675 750 221 dummy -3750 448 222 dummy -3750 378 223 dummy -3750 308 224 dummy -3750 238 225 com 1 -3750 168 226 com 2 -3750 98 227 com 3 -3750 28 228 com 4 -3750 -42 229 com 5 -3750 -112 230 com 6 -3750 -182 231 com 7 -3750 -252 232 com 8 -3750 -322 233 dummy -3750 -392
fedl9042-01 lapis semiconductor ML9042-XX 54/58 ML9042-XX cvwa/dvwa alignmen t mark specification alignment mark coordinates alignment mark x ( ? m) y ( ? m) a ?3770 770 b 3770 770 c 3770 ?770 the coordinates (x, y) indicate the distances to the center of an alignment mark (the center of the maximum outline of the l shape). alignment mark layer g old bump alignment mark gold bump specification symbol parameter mark size ( ? m) a alignment mark width a, b, c 30 b alignment mark size a, b, c 80 a b c x y .................................................................................................... (0, 0) .................................................................................................... : : : : a b + a b
fedl9042-01 lapis semiconductor ML9042-XX 55/58 ML9042-XX cvwa gold bump specification (high hardness) gold bump specification (unit: ? m) symbol parameter min typ max a bump pitch (i/o section: pitch direction) 70 ? ? b bump size (i/o section: pitch direction) 40 44 48 c bump size (i/o section: depth direction) 96 100 104 d bump-to-bump distance (i/o section: pitch direction) 22 26 30 e bump size (l-mark section: length) 76 80 84 f bump size (l-mark section: width) 26 30 34 g sliding of total bump pitches ? ? 2 bump height 10 15 20 h bump height dispersion inside chip (range) ? ? 4 i bump edge height ? ? 5 j shear strength (g) 27 ? ? k bump hardness (hv: 25 g load) 50 90 130 ?? wafer thickness; 625 ? 20 ? m ?? chip size; 7.80 mm ?? 1.80 mm top view and cross section view b d e [cross section view] [i/o section] [l-alignment mark] a c f i h
fedl9042-01 lapis semiconductor ML9042-XX 56/58 ML9042-XX cvwa gold bump specification (low hardness) gold bump specification (unit: ? m) symbol parameter min typ max a bump pitch (i/o section: pitch direction) 70 ? ? b bump size (i/o section: pitch direction) 40 44 48 c bump size (i/o section: depth direction) 96 100 104 d bump-to-bump distance (i/o section: pitch direction) 22 26 30 e bump size (l-mark section: length) 76 80 84 f bump size (l-mark section: width) 26 30 34 g sliding of total bump pitches ? ? 2 bump height 10 15 20 h bump height dispersion inside chip (range) ? ? 4 i bump edge height ? ? 5 j shear strength (g) 27 ? ? k bump hardness (hv: 25 g load) 30 ? 80 ?? wafer thickness; 625 ? 20 ? m ?? chip size; 7.80 mm ?? 1.80 mm top view and cross section view b d e [cross section view] [i/o section] [l-alignment mark] a c f i h
fedl9042-01 lapis semiconductor ML9042-XX 57/58 revision history page document no. date previous edition current edition description pedl9042-01 jun. 16, 2003 ? ? preliminary first edition 5 5 changed descriptions of symbols v c and v cc 8 8 changed dc characteristics condition vdd = 4.5 to 5.5v ? vdd = 4.0 to 5.5v ta = 25 ?c ? ta =- 20 to 75 ?c spec min. 175 typ. 270 max. 365 ? min. 200 typ. 270 max. 351 min. 175 typ. 270 max. 365 ? min. 200 typ. 280 max. 364 25 25 added of table 44 44 partially changed figure of generation circuits (v c +) ?(v cc +) and v 2 ,v 3a ,v 3b fedl9042-01 nov. 19, 2003 45 45 partially changed figure of generation circuits (v c +) ?(v cc +)
fedl9042-01 lapis semiconductor ML9042-XX 58/58 notice no copying or reproduction of this document, in part or in whole, is permitted without the consent of lapis semiconductor co., ltd. the content specified herein is subject to change for improvement without notice. the content specified herein is for the purpose of introducing lapis semiconductor's products (hereinafter "products"). if you wish to use any such product, please be sure to refer to the specifications, which can be obtained from lapis semiconductor upon request. examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the products. the peripheral conditions must be taken into account when designing circuits for mass production. great care was taken in ensuring the accuracy of the information specified in this document. however, should you incur any damage arising from any inaccuracy or misprint of such information, lapis semiconductor shall bear no responsibility for such damage. the technical information specified herein is intended only to show the typical functions of and examples of application circuits for the products. lapis semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by lapis semiconductor and other parties. lapis semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information. the products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices). the products specified in this document are not designed to be radiation tolerant. while lapis semiconductor always makes efforts to enhance the quality and reliability of its products, a product may fail or malfunction for a variety of reasons. please be sure to implement in your equipment using the products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any product, such as derating, redundancy, fire control and fail-safe designs. lapis semiconductor shall bear no responsibility whatsoever for your use of any product outside of the prescribed scope or not in accordance with the instruction manual. the products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fu el-controller or other safety device). lapis semiconductor shall bear no responsibility in any way for use of any of the products for the above special purposes. if a product is intended to be used for any such special purpose, please contact a rohm sales representative before purchasing. if you intend to export or ship overseas any product or technology specified herein that may be controlled under the foreign exchange and the foreign trade law, you will be required to obtain a license or permit under the law. copyright 2003-2011 lapis semiconductor co., ltd.

▲Up To Search▲

Price & Availability of ML9042-XX

	To Download ML9042-XX Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .